

EE392C Emerging Applications: Verification Applications

April 15, 2003

David Bloom

Suzanne Rivoire

John Whaley

Outline

- Motivation
- Beyond simulation and testing
- Model checking
- Theorem proving
- Hardware support
- Summary

Motivation

- Mission-critical systems
 - Ex. Space shuttle, medical instruments
- Complex, expensive systems
 - Ex. Telephone switching systems, arithmetic units in CPU
- Used widely for both software and hardware systems

Beyond Simulation and Testing

- Simulation and testing require the development of inputs (stimuli), and observation of outputs
 - Only as good as your test cases
- Adequate for many commercial applications, but not good enough for critical systems and such
- Formal verification exhaustively *proves* the correctness
 - Much more time consuming and complex

Model Checking

- Create a finite state description of a system to be verified
- Exhaustively search the finite state space to determine if a specification is true
- 3 main steps in model checking:
 1. Create the model
 2. Specify properties that must hold
 3. Verify model against specifications

Model Checking


- Verification should always terminate with a true or false condition
 - But, complexity of the model (number of finite states) can explode
 - Process of verification is automatic, but can be prohibitively long
 - A lot of research on state reduction, which is not of interest to us
 - But, perhaps we can exploit parallelism

Model Checking

- Large state space can be partitioned into subspaces
 - Subspaces can be processed in parallel – great for TLP
- Tend to be memory bound processes – large ratio of memory to arithmetic instructions
 - Access patterns mostly random – little to no locality to exploit
 - Perhaps software prefetching can help

Model Checking – Case Study


- Reduced Ordered Binary Decision Diagrams: a fundamental data structure in model checking
- ROBDDs are produced through the repeated application of:
 - Redundant test elimination
 - Equivalent sub-graph sharing
- We investigated the application characteristics of a popular BDD package
 - BuDDy package version 2.2
 - Compiled with Intel `-O3` compiler
 - Intel P4-2.4 GHz using VTune
 - BuDDy test cases for model-checking



Model Checking – Results

- As expected, it was almost completely memory bound
 - 80% of time was spent on L2 misses
 - CPI was 6.5
 - Read bus utilization: 8.38%
- To find equivalent nodes, code hashes all nodes into a large hash table
 - Table is too large to fit into the cache, and accesses are random

Processor time



Theorem Provers

- Use conditional rewriting, decision procedures, induction

Analogy to doing proofs by hand:


- **Model checking**: splitting into lots of cases
 - Each case isn't too bad
 - The total takes a while
 - How do you deal with infinite possibilities?
- **Theorem proving**: rewriting one side to look like the other
 - Cleaner, quicker
 - Deals with infinite state better
 - But what if you "just don't see" the answer?
 - What if you take a wrong turn?

Case Study: ACL2

- Widely used industrial-strength prover (verifies AMD chips)
- Developed in 1989 at UT-Austin and AMD
- Shares ancestry with Stanford's PVS
- Written in Common Lisp

Theorem Proving Process

- Iterative process: develop an ACL2 model
 - Maybe 1 ACL2 function per HW signal, Java bytecode, etc.
- Refine model if impossible/hard to verify




Optimizing ACL2

What can hardware designers do for ACL2?

The short answer: TLP!

- Can split a theorem's subgoals into threads
- Speculative multithreading to recertify a DAG of “books” of theorems that have dependencies (see next slide)
- Speculative multithreading easy because everything is read-shared and final answer is a YES or NO

TLP Opportunities in ACL2



Optimizing ACL2, continued

- Other optimizations less obvious
- Qualitative info from an ACL2 expert:
 - Memory-bound
 - Little computation per memory reference
 - Large working set
 - Highly irregular memory accesses (forget prefetching)


Future Trends in Theorem Provers

- Right now, HW isn't the bottleneck – SW has to get better
- Few to zero performance papers have been published
- But models to be verified will get more complex -> *increased runtimes*
- As SW becomes less dependent on the human verifier, more opportunities will arise


Hardware support for bug detection (Oplinger & Lam 2002)

- Hardware support for fine-grained transactions
 - Software marks beginning of transaction
 - All further side-effects (memory and register) are buffered
 - Software decides when to either commit or abort the transaction
- Use Thread Level Speculation to parallelize monitoring code
 - Very effective because monitoring code is typically independent from original code


Procedural Thread-level Speculation (TLS)




Procedural Thread-level Speculation (TLS)




Procedural Thread-level Speculation (TLS)




Procedural Thread-level Speculation (TLS)




Procedural Thread-level Speculation (TLS)



Using TLS to speed up Monitoring



Using TLS to speed up Heavy Monitoring



Future Directions

- Right now, performance not critical (or they'd be multithreading already!)
- As models to be verified get more complex...
- As verification programs get smarter...

Summary

- Largely memory bound
 - Ratio of memory to arithmetic operations is large
 - Little to no locality
 - Pre-fetching might be effective
- Good opportunities for exploiting TLP
- Currently, research on methods of reduction probably more important than exploiting hardware
- Complexity of verification systems will scale with growing complexity of systems to be analyzed

Well-Known Theorem Provers

- ACL2: <http://www.cs.utexas.edu/users/moore/acl2/>
- Stanford's PVS: <http://pvs.csl.sri.com/>
- HOL: <http://www.cl.cam.ac.uk/Research/HVG/HOL/>
- Isabelle:
<http://www.cl.cam.ac.uk/Research/HVG/Isabelle/>
- Coq: <http://coq.inria.fr/contacts-eng.html>

ACL2 References

- ACL2 flying demo:
<http://www.cs.utexas.edu/users/moore/publications/flying-demo/script.html>
- ACL2 tutorial:
<http://www.cs.utexas.edu/users/kaufmann/tutorial/rev3.html>
- Paper: “ACL2 theorems about commercial microprocessors”:
<http://www.cs.utexas.edu/users/moore/publications/bkm96.ps.Z>
- Thanks to Stanford grad student Eric Smith